[Fedora-electronic-lab] [Fedora Electronic Lab] #58: package covered

[Fedora Electronic Lab]

#58: package covered
--------------------------+-------------------------------------------------
 Reporter:  chitlesh      |       Owner:  chitlesh 
     Type:  task          |      Status:  new      
 Priority:  major         |   Milestone:  Fedora 13
Component:  VHDL/Verilog  |     Version:  devel    
 Keywords:                |  
--------------------------+-------------------------------------------------
 http://sourceforge.net/projects/covered/

 Covered is a Verilog code coverage utility using VCD/LXT dumpfiles (or VPI
 simulation interface) and the design to generate line, toggle, memory,
 combinational logic, FSM state/arc and assertion coverage report metrics
 viewable via GUI or ASCII format.

-- 
Ticket URL: <https://fedorahosted.org/fedora-electronic-lab/ticket/58>
Fedora Electronic Lab <https://fedorahosted.org/fedora-electronic-lab>
Design, Simulate and Program electronics.