[Bug 468516] Review Request: verilator - A fast simulator of synthesizable Verilog HDL

[bugzilla at redhat.com]

Please do not reply directly to this email. All additional
comments should be made in the comments box of this bug.


https://bugzilla.redhat.com/show_bug.cgi?id=468516





--- Comment #17 from manuel wolfshant <wolfy at nobugconsulting.ro>  2009-01-02 14:45:41 EDT ---
Lane, at https://fedoraproject.org/wiki/Releases/11/Schedule is the schedule
for F11.

-- 
Configure bugmail: https://bugzilla.redhat.com/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are on the CC list for the bug.