[libvirt PATCH 0/4] cpu_map: Add more -noTSX x86 CPU models

Jiri Denemark jdenemar at redhat.com
Wed Mar 18 10:13:18 UTC 2020


Christian Ehrhardt (1):
  cpu_map: Add more -noTSX x86 CPU models

Jiri Denemark (3):
  cpu_map: Add <decode> element to x86 CPU model definitions
  cpu_x86: Honor CPU models' <decode> element
  cpu_map: Don't use new noTSX models for host-model CPUs

 src/cpu/cpu_x86.c                             | 65 ++++++++++++-
 src/cpu_map/Makefile.inc.am                   |  5 +
 src/cpu_map/index.xml                         |  5 +
 src/cpu_map/x86_486.xml                       |  1 +
 src/cpu_map/x86_Broadwell-IBRS.xml            |  1 +
 src/cpu_map/x86_Broadwell-noTSX-IBRS.xml      |  1 +
 src/cpu_map/x86_Broadwell-noTSX.xml           |  1 +
 src/cpu_map/x86_Broadwell.xml                 |  1 +
 src/cpu_map/x86_Cascadelake-Server-noTSX.xml  | 79 ++++++++++++++++
 src/cpu_map/x86_Cascadelake-Server.xml        |  1 +
 src/cpu_map/x86_Conroe.xml                    |  1 +
 src/cpu_map/x86_Dhyana.xml                    |  1 +
 src/cpu_map/x86_EPYC-IBPB.xml                 |  1 +
 src/cpu_map/x86_EPYC.xml                      |  1 +
 src/cpu_map/x86_Haswell-IBRS.xml              |  1 +
 src/cpu_map/x86_Haswell-noTSX-IBRS.xml        |  1 +
 src/cpu_map/x86_Haswell-noTSX.xml             |  1 +
 src/cpu_map/x86_Haswell.xml                   |  1 +
 src/cpu_map/x86_Icelake-Client-noTSX.xml      | 82 +++++++++++++++++
 src/cpu_map/x86_Icelake-Client.xml            |  1 +
 src/cpu_map/x86_Icelake-Server-noTSX.xml      | 91 +++++++++++++++++++
 src/cpu_map/x86_Icelake-Server.xml            |  1 +
 src/cpu_map/x86_IvyBridge-IBRS.xml            |  1 +
 src/cpu_map/x86_IvyBridge.xml                 |  1 +
 src/cpu_map/x86_Nehalem-IBRS.xml              |  1 +
 src/cpu_map/x86_Nehalem.xml                   |  1 +
 src/cpu_map/x86_Opteron_G1.xml                |  1 +
 src/cpu_map/x86_Opteron_G2.xml                |  1 +
 src/cpu_map/x86_Opteron_G3.xml                |  1 +
 src/cpu_map/x86_Opteron_G4.xml                |  1 +
 src/cpu_map/x86_Opteron_G5.xml                |  1 +
 src/cpu_map/x86_Penryn.xml                    |  1 +
 src/cpu_map/x86_SandyBridge-IBRS.xml          |  1 +
 src/cpu_map/x86_SandyBridge.xml               |  1 +
 src/cpu_map/x86_Skylake-Client-IBRS.xml       |  1 +
 src/cpu_map/x86_Skylake-Client-noTSX-IBRS.xml | 74 +++++++++++++++
 src/cpu_map/x86_Skylake-Client.xml            |  1 +
 src/cpu_map/x86_Skylake-Server-IBRS.xml       |  1 +
 src/cpu_map/x86_Skylake-Server-noTSX-IBRS.xml | 76 ++++++++++++++++
 src/cpu_map/x86_Skylake-Server.xml            |  1 +
 src/cpu_map/x86_Westmere-IBRS.xml             |  1 +
 src/cpu_map/x86_Westmere.xml                  |  1 +
 src/cpu_map/x86_athlon.xml                    |  1 +
 src/cpu_map/x86_core2duo.xml                  |  1 +
 src/cpu_map/x86_coreduo.xml                   |  1 +
 src/cpu_map/x86_cpu64-rhel5.xml               |  1 +
 src/cpu_map/x86_cpu64-rhel6.xml               |  1 +
 src/cpu_map/x86_kvm32.xml                     |  1 +
 src/cpu_map/x86_kvm64.xml                     |  1 +
 src/cpu_map/x86_n270.xml                      |  1 +
 src/cpu_map/x86_pentium.xml                   |  1 +
 src/cpu_map/x86_pentium2.xml                  |  1 +
 src/cpu_map/x86_pentium3.xml                  |  1 +
 src/cpu_map/x86_pentiumpro.xml                |  1 +
 src/cpu_map/x86_phenom.xml                    |  1 +
 src/cpu_map/x86_qemu32.xml                    |  1 +
 src/cpu_map/x86_qemu64.xml                    |  1 +
 .../x86_64-cpuid-Core-i7-8550U-host.xml       | 11 +--
 .../domaincapsdata/qemu_4.2.0-q35.x86_64.xml  |  5 +
 .../domaincapsdata/qemu_4.2.0-tcg.x86_64.xml  |  5 +
 tests/domaincapsdata/qemu_4.2.0.x86_64.xml    |  5 +
 .../domaincapsdata/qemu_5.0.0-q35.x86_64.xml  |  5 +
 .../domaincapsdata/qemu_5.0.0-tcg.x86_64.xml  |  5 +
 tests/domaincapsdata/qemu_5.0.0.x86_64.xml    |  5 +
 64 files changed, 552 insertions(+), 15 deletions(-)
 create mode 100644 src/cpu_map/x86_Cascadelake-Server-noTSX.xml
 create mode 100644 src/cpu_map/x86_Icelake-Client-noTSX.xml
 create mode 100644 src/cpu_map/x86_Icelake-Server-noTSX.xml
 create mode 100644 src/cpu_map/x86_Skylake-Client-noTSX-IBRS.xml
 create mode 100644 src/cpu_map/x86_Skylake-Server-noTSX-IBRS.xml

-- 
2.25.1




More information about the libvir-list mailing list