[edk2-devel] [edk2-platform][PATCH 1/3] Silicon/Qemu: Fix PCD numbering in SbsaQemu

[Tanmay Jagdale]

Hi Tomas,

On Thu, 19 Nov 2020 at 20:28, Tomas Pilar <tomas at nuviainc.com> wrote:

> Fix the PCD numbering for PcdPciExpressBarLimit to be sequential.
>
> Cc: Leif Lindholm <leif at nuviainc.com>
> Cc: Ard Biesheuvel <ard.biesheuvel at arm.com>
> Cc: Tanmay Jagdale <tanmay.jagdale at linaro.org>
> Signed-off-by: Tomas Pilar <tomas at nuviainc.com>
>
Tested this patch series and didn't face any issues.

Tested-by: Tanmay Jagdale <tanmay.jagdale at linaro.org>

> ---
>  Silicon/Qemu/SbsaQemu/SbsaQemu.dec | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/Silicon/Qemu/SbsaQemu/SbsaQemu.dec
> b/Silicon/Qemu/SbsaQemu/SbsaQemu.dec
> index 1bc3e35b9b..2831781c4e 100644
> --- a/Silicon/Qemu/SbsaQemu/SbsaQemu.dec
> +++ b/Silicon/Qemu/SbsaQemu/SbsaQemu.dec
> @@ -45,7 +45,7 @@
>    # PCDs complementing gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress
>    # BarLimit = BaseAddress + Size - 1
>
>  gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdPciExpressBarSize|0x10000000|UINT64|0x00000009
> -
> gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdPciExpressBarLimit|0xFFFFFFFF|UINT64|0x00000010
> +
> gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdPciExpressBarLimit|0xFFFFFFFF|UINT64|0x000000a
>
>  [PcdsDynamic.common]
>
>  gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdCoreCount|0x1|UINT32|0x00000100
> --
> 2.25.1
>


-=-=-=-=-=-=-=-=-=-=-=-
Groups.io Links: You receive all messages sent to this group.
View/Reply Online (#67770): https://edk2.groups.io/g/devel/message/67770
Mute This Topic: https://groups.io/mt/78366553/1813853
Group Owner: devel+owner at edk2.groups.io
Unsubscribe: https://edk2.groups.io/g/devel/unsub [edk2-devel-archive at redhat.com]
-=-=-=-=-=-=-=-=-=-=-=-


-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://listman.redhat.com/archives/edk2-devel-archive/attachments/20201121/ffa46375/attachment.htm>